{"datasheet":{"id":"ds_5d5844c3162e775bb9bd","componentName":"RP2040","manufacturer":"Raspberry Pi","mpn":"RP2040","productFamily":"RP-series","description":"A low-cost, high-performance microcontroller featuring dual ARM Cortex-M0+ cores, 264kB of SRAM, and a unique Programmable I/O (PIO) subsystem.","category":"Microcontrollers","interfaces":["I2C","SPI","UART","USB","PWM","GPIO","QSPI","SWD"],"packageOrModule":"QFN-56","aliases":["rp2040"],"chunkCount":1535,"imageCount":60,"originalFilename":"RP2040 Datasheet.pdf","createdAt":"2026-05-22T11:51:54.597Z","publishedAt":"2026-05-22T11:51:54.597Z","shareUrl":"https://www.embedr.app/datasheets/ds_5d5844c3162e775bb9bd","pagePath":"/datasheets/ds_5d5844c3162e775bb9bd","images":[{"path":"images/part_01_026b459c63eb022f9c4a3891c9d69528bd3ed6970b0f7fdf657ea389b4e2af08.jpg","name":"part_01_026b459c63eb022f9c4a3891c9d69528bd3ed6970b0f7fdf657ea389b4e2af08.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"DMA channel register offset map","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_026b459c63eb022f9c4a3891c9d69528bd3ed6970b0f7fdf657ea389b4e2af08.jpg"},{"path":"images/part_01_be02bb335bb63fb148b9e9b03e77fed483f2aaf4b5a7b3370eefcade8196288d.jpg","name":"part_01_be02bb335bb63fb148b9e9b03e77fed483f2aaf4b5a7b3370eefcade8196288d.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for buffered streamed data","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_be02bb335bb63fb148b9e9b03e77fed483f2aaf4b5a7b3370eefcade8196288d.jpg"},{"path":"images/part_01_f78f601738f18b966063d4ac689508fe7aa698de774444b840bfd7a8dda47af2.jpg","name":"part_01_f78f601738f18b966063d4ac689508fe7aa698de774444b840bfd7a8dda47af2.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for integer and fractional divisors","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_f78f601738f18b966063d4ac689508fe7aa698de774444b840bfd7a8dda47af2.jpg"},{"path":"images/part_01_17eb5bc2598932749f9655739759f02497361324bac428e598939a4c399acec4.jpg","name":"part_01_17eb5bc2598932749f9655739759f02497361324bac428e598939a4c399acec4.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Interrupt control and status register bit definitions","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_17eb5bc2598932749f9655739759f02497361324bac428e598939a4c399acec4.jpg"},{"path":"images/part_01_049bb9f6d5e34653826c1e8ce4296468eebedb85ce98ff9448fc4ff711086dc8.jpg","name":"part_01_049bb9f6d5e34653826c1e8ce4296468eebedb85ce98ff9448fc4ff711086dc8.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Spinlock register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_049bb9f6d5e34653826c1e8ce4296468eebedb85ce98ff9448fc4ff711086dc8.jpg"},{"path":"images/part_01_4546e65ecadf5acd8a59cfa3fcb11c71de8ff6fa940dce50749f85b7e024e81a.jpg","name":"part_01_4546e65ecadf5acd8a59cfa3fcb11c71de8ff6fa940dce50749f85b7e024e81a.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Table title for INTERP0_CTRL_LANE0 Register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_4546e65ecadf5acd8a59cfa3fcb11c71de8ff6fa940dce50749f85b7e024e81a.jpg"},{"path":"images/part_01_a5e63af8f560c6b22ab857bfcd2a214f9c0d70df7533b94276a507992fe6ed08.jpg","name":"part_01_a5e63af8f560c6b22ab857bfcd2a214f9c0d70df7533b94276a507992fe6ed08.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field descriptions for lane results and accumulators","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_a5e63af8f560c6b22ab857bfcd2a214f9c0d70df7533b94276a507992fe6ed08.jpg"},{"path":"images/part_01_18629e55bfbd83e3a986802fd8a50a6fc4bacda0e39d965a877a9a89def666e9.jpg","name":"part_01_18629e55bfbd83e3a986802fd8a50a6fc4bacda0e39d965a877a9a89def666e9.jpg","mimeType":"image/jpeg","semanticKind":"block_diagram","semanticCaption":"System block diagram showing dual cores, bus interfaces, and shared peripherals","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_18629e55bfbd83e3a986802fd8a50a6fc4bacda0e39d965a877a9a89def666e9.jpg"},{"path":"images/part_01_39246fbf270b78397e3a9edb7517783cf657d3a4316e95ae53c6c946a2453984.jpg","name":"part_01_39246fbf270b78397e3a9edb7517783cf657d3a4316e95ae53c6c946a2453984.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit description for cache flush control","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_39246fbf270b78397e3a9edb7517783cf657d3a4316e95ae53c6c946a2453984.jpg"},{"path":"images/part_01_4e528c25bcccdb76eccaed6ef11c4da3e61e4adb2ca2d197004d64741ccb0373.jpg","name":"part_01_4e528c25bcccdb76eccaed6ef11c4da3e61e4adb2ca2d197004d64741ccb0373.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit description for interrupt forcing","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_4e528c25bcccdb76eccaed6ef11c4da3e61e4adb2ca2d197004d64741ccb0373.jpg"},{"path":"images/part_01_dcff7e59dd66324bbdb275a0e94e2811ed3ca20016299313f4b0fd1c6cb81447.jpg","name":"part_01_dcff7e59dd66324bbdb275a0e94e2811ed3ca20016299313f4b0fd1c6cb81447.jpg","mimeType":"image/jpeg","semanticKind":"logo","semanticCaption":"Information icon","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_dcff7e59dd66324bbdb275a0e94e2811ed3ca20016299313f4b0fd1c6cb81447.jpg"},{"path":"images/part_01_e11cf9135594b6d77619d6d201251a69c93e5f1e82f8cdc689592afb66b3443e.jpg","name":"part_01_e11cf9135594b6d77619d6d201251a69c93e5f1e82f8cdc689592afb66b3443e.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit description for DMA sniff seed value","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_e11cf9135594b6d77619d6d201251a69c93e5f1e82f8cdc689592afb66b3443e.jpg"},{"path":"images/part_01_e60020079455e2a36072a069f0990cf662a93e3c0fb4d02e07188b7fa5c0bea3.jpg","name":"part_01_e60020079455e2a36072a069f0990cf662a93e3c0fb4d02e07188b7fa5c0bea3.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for DMA sniffer control","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_e60020079455e2a36072a069f0990cf662a93e3c0fb4d02e07188b7fa5c0bea3.jpg"},{"path":"images/part_01_be99e371a4343a2a2f2ae7cde422e42948592a7373f324949ebfc81c56b083d9.jpg","name":"part_01_be99e371a4343a2a2f2ae7cde422e42948592a7373f324949ebfc81c56b083d9.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for divider dividend","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_be99e371a4343a2a2f2ae7cde422e42948592a7373f324949ebfc81c56b083d9.jpg"},{"path":"images/part_01_17eb4d780de1ef1d4ddc6ceb549f02a213d22054bdfb2b5d111197c2898bda98.jpg","name":"part_01_17eb4d780de1ef1d4ddc6ceb549f02a213d22054bdfb2b5d111197c2898bda98.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register offset map for power and reset control","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_17eb4d780de1ef1d4ddc6ceb549f02a213d22054bdfb2b5d111197c2898bda98.jpg"},{"path":"images/part_01_96fbe080bdd09a91dcaddc17adfd1d4c58161e7c830ecbb0dee2d3d70cfce2f9.jpg","name":"part_01_96fbe080bdd09a91dcaddc17adfd1d4c58161e7c830ecbb0dee2d3d70cfce2f9.jpg","mimeType":"image/jpeg","semanticKind":"logo","semanticCaption":"Information icon","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_96fbe080bdd09a91dcaddc17adfd1d4c58161e7c830ecbb0dee2d3d70cfce2f9.jpg"},{"path":"images/part_01_d7e2583ceeb1277e135fa7f64417fba96a9b521f28d20c10167581665c649626.jpg","name":"part_01_d7e2583ceeb1277e135fa7f64417fba96a9b521f28d20c10167581665c649626.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Software function or vector description table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_d7e2583ceeb1277e135fa7f64417fba96a9b521f28d20c10167581665c649626.jpg"},{"path":"images/part_01_809b06a15cc0495969c1aed3dbd105c6b7019b692afea3674b82c8f8011c8f43.jpg","name":"part_01_809b06a15cc0495969c1aed3dbd105c6b7019b692afea3674b82c8f8011c8f43.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Command structure or register offset table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_809b06a15cc0495969c1aed3dbd105c6b7019b692afea3674b82c8f8011c8f43.jpg"},{"path":"images/part_01_611ed6439cb79306da8016cd73da6e8ba5679fbfe223a53efda2eb1f0b15a04d.jpg","name":"part_01_611ed6439cb79306da8016cd73da6e8ba5679fbfe223a53efda2eb1f0b15a04d.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"INTERP1_CTRL_LANE0 Register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_611ed6439cb79306da8016cd73da6e8ba5679fbfe223a53efda2eb1f0b15a04d.jpg"},{"path":"images/part_01_f38b133827e19da37ae7d782085be94d64509770d7eedc4739d98635eb736c59.jpg","name":"part_01_f38b133827e19da37ae7d782085be94d64509770d7eedc4739d98635eb736c59.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"MPU Region Attribute and Size register field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_f38b133827e19da37ae7d782085be94d64509770d7eedc4739d98635eb736c59.jpg"},{"path":"images/part_01_af8bbc451273e1ffa4d2af2dc66be8dc5b4ec80134a50938ad1b2cfa13d894cc.jpg","name":"part_01_af8bbc451273e1ffa4d2af2dc66be8dc5b4ec80134a50938ad1b2cfa13d894cc.jpg","mimeType":"image/jpeg","semanticKind":"logo","semanticCaption":"Warning alert icon","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_af8bbc451273e1ffa4d2af2dc66be8dc5b4ec80134a50938ad1b2cfa13d894cc.jpg"},{"path":"images/part_01_2687db0514056e5423b24a19d6e8d4a46ee0be1919d8523072fcc5bf26f19995.jpg","name":"part_01_2687db0514056e5423b24a19d6e8d4a46ee0be1919d8523072fcc5bf26f19995.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Command ID and transfer length offset table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_2687db0514056e5423b24a19d6e8d4a46ee0be1919d8523072fcc5bf26f19995.jpg"},{"path":"images/part_01_37e50b5108b5e22afeab2529ffcc4e6512175169edb80329c138d3167758ff35.jpg","name":"part_01_37e50b5108b5e22afeab2529ffcc4e6512175169edb80329c138d3167758ff35.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Peripheral reset or enable bit field table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_37e50b5108b5e22afeab2529ffcc4e6512175169edb80329c138d3167758ff35.jpg"},{"path":"images/part_01_04b6dc0f23c81550bdef1fb2906c5f30e72a180710af268b6d0ab447aea4c828.jpg","name":"part_01_04b6dc0f23c81550bdef1fb2906c5f30e72a180710af268b6d0ab447aea4c828.jpg","mimeType":"image/jpeg","semanticKind":"electrical_table","semanticCaption":"Brown-out detection delay parameters","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_04b6dc0f23c81550bdef1fb2906c5f30e72a180710af268b6d0ab447aea4c828.jpg"},{"path":"images/part_01_b04d40f242700ceb88ff39d07f58fee1b981ecaa9626ffc2caad8ae694a86cb5.jpg","name":"part_01_b04d40f242700ceb88ff39d07f58fee1b981ecaa9626ffc2caad8ae694a86cb5.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"MPU region configuration register bit field descriptions","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_b04d40f242700ceb88ff39d07f58fee1b981ecaa9626ffc2caad8ae694a86cb5.jpg"},{"path":"images/part_01_bd83147fb4e2ce282e56ba55dfb8901ab2083725ab4069ef2a94086b5b4ce489.jpg","name":"part_01_bd83147fb4e2ce282e56ba55dfb8901ab2083725ab4069ef2a94086b5b4ce489.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"INTERP1_POP_FULL register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_bd83147fb4e2ce282e56ba55dfb8901ab2083725ab4069ef2a94086b5b4ce489.jpg"},{"path":"images/part_01_966a691216d142148a3bf6b289c5accaeab6f602e4e7446e52da261a74781adc.jpg","name":"part_01_966a691216d142148a3bf6b289c5accaeab6f602e4e7446e52da261a74781adc.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Instruction set summary table with cycle counts","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_966a691216d142148a3bf6b289c5accaeab6f602e4e7446e52da261a74781adc.jpg"},{"path":"images/part_01_9acfd9e7659696f2c673fcd822905ba88a62518e085fd40f9e224c9ce6d18178.jpg","name":"part_01_9acfd9e7659696f2c673fcd822905ba88a62518e085fd40f9e224c9ce6d18178.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Spinlock state register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_9acfd9e7659696f2c673fcd822905ba88a62518e085fd40f9e224c9ce6d18178.jpg"},{"path":"images/part_01_bd6eda00108dfc693fe1567c8aa4b855c2115465a3617cebfbc2ebd5dfb68496.jpg","name":"part_01_bd6eda00108dfc693fe1567c8aa4b855c2115465a3617cebfbc2ebd5dfb68496.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"PERFCTR0 event selection register with enumerated values","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_bd6eda00108dfc693fe1567c8aa4b855c2115465a3617cebfbc2ebd5dfb68496.jpg"},{"path":"images/part_01_c70cd6ebb911913a01b45b6bc3285f0b302ac2bbdb103a533a8adaee0ee90976.jpg","name":"part_01_c70cd6ebb911913a01b45b6bc3285f0b302ac2bbdb103a533a8adaee0ee90976.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"DMA channel register map with offsets and aliases","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_c70cd6ebb911913a01b45b6bc3285f0b302ac2bbdb103a533a8adaee0ee90976.jpg"},{"path":"images/part_01_91ae5c052798542067016ba652e1b0b20873d739e34624489fd162ffaf194410.jpg","name":"part_01_91ae5c052798542067016ba652e1b0b20873d739e34624489fd162ffaf194410.jpg","mimeType":"image/jpeg","semanticKind":"block_diagram","semanticCaption":"AHB-lite system block diagram showing data flow and address generation","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_91ae5c052798542067016ba652e1b0b20873d739e34624489fd162ffaf194410.jpg"},{"path":"images/part_01_7f45fa09da31ed5116262e805f7a4a23cc6911f2e53adf0c280eb0c76305f45f.jpg","name":"part_01_7f45fa09da31ed5116262e805f7a4a23cc6911f2e53adf0c280eb0c76305f45f.jpg","mimeType":"image/jpeg","semanticKind":"schematic","semanticCaption":"Power supply connection diagram for the IC","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_7f45fa09da31ed5116262e805f7a4a23cc6911f2e53adf0c280eb0c76305f45f.jpg"},{"path":"images/part_01_5e379673383960a755b9e5e4453d0a77acd5a387c27d865a4f6a2f761e5eed96.jpg","name":"part_01_5e379673383960a755b9e5e4453d0a77acd5a387c27d865a4f6a2f761e5eed96.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"DMA channel configuration register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_5e379673383960a755b9e5e4453d0a77acd5a387c27d865a4f6a2f761e5eed96.jpg"},{"path":"images/part_01_9b28c0726e7e725373570bc016e373fa21cd35cd06ee28dbb2938fcb79051b6e.jpg","name":"part_01_9b28c0726e7e725373570bc016e373fa21cd35cd06ee28dbb2938fcb79051b6e.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"BASE0 register bit field description","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_9b28c0726e7e725373570bc016e373fa21cd35cd06ee28dbb2938fcb79051b6e.jpg"},{"path":"images/part_01_978dc545a35a9b57580ca9a2837e543041d3ca4cb56ad2fd297a66828d8e080b.jpg","name":"part_01_978dc545a35a9b57580ca9a2837e543041d3ca4cb56ad2fd297a66828d8e080b.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"FLUSH_READY bit field description in XIP block","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_978dc545a35a9b57580ca9a2837e543041d3ca4cb56ad2fd297a66828d8e080b.jpg"},{"path":"images/part_01_cf5d429765c8784e4ede51449fc6f8bc571666f3e3868e97179d4acb9cdc656f.jpg","name":"part_01_cf5d429765c8784e4ede51449fc6f8bc571666f3e3868e97179d4acb9cdc656f.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"DMA channel register offset map","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_cf5d429765c8784e4ede51449fc6f8bc571666f3e3868e97179d4acb9cdc656f.jpg"},{"path":"images/part_01_d5060321a890ce3ecbeea4beb2458553aeedc2dc3f0e810080e034ef02ec0158.jpg","name":"part_01_d5060321a890ce3ecbeea4beb2458553aeedc2dc3f0e810080e034ef02ec0158.jpg","mimeType":"image/jpeg","semanticKind":"logo","semanticCaption":"Warning or caution icon","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_d5060321a890ce3ecbeea4beb2458553aeedc2dc3f0e810080e034ef02ec0158.jpg"},{"path":"images/part_01_5c11fa8a8510983a3356e8b0ee16cf702efb208afc9d9ebd8356d722a7b14cef.jpg","name":"part_01_5c11fa8a8510983a3356e8b0ee16cf702efb208afc9d9ebd8356d722a7b14cef.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Table header for INTERP0_PEEK_LANE0 register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_5c11fa8a8510983a3356e8b0ee16cf702efb208afc9d9ebd8356d722a7b14cef.jpg"},{"path":"images/part_01_3ca5f8cc990c37f3289d98cc61f9547a359fa31654715f9a67b8e93286863dc3.jpg","name":"part_01_3ca5f8cc990c37f3289d98cc61f9547a359fa31654715f9a67b8e93286863dc3.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Table header for DIV_REMAINDER register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_3ca5f8cc990c37f3289d98cc61f9547a359fa31654715f9a67b8e93286863dc3.jpg"},{"path":"images/part_01_1d37ed79a3f926ea0a40fb70481a2840f3cb18434be807753246bfe784871ea7.jpg","name":"part_01_1d37ed79a3f926ea0a40fb70481a2840f3cb18434be807753246bfe784871ea7.jpg","mimeType":"image/jpeg","semanticKind":"timing_diagram","semanticCaption":"Timing diagram showing clk, dreq, chan count, and chan issue signals","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_1d37ed79a3f926ea0a40fb70481a2840f3cb18434be807753246bfe784871ea7.jpg"},{"path":"images/part_01_771df1da1e7b57f67bb1b0835716b3e8c88f9c874c20e1274d1374f720e67ef1.jpg","name":"part_01_771df1da1e7b57f67bb1b0835716b3e8c88f9c874c20e1274d1374f720e67ef1.jpg","mimeType":"image/jpeg","semanticKind":"logo","semanticCaption":"Warning or caution icon","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_771df1da1e7b57f67bb1b0835716b3e8c88f9c874c20e1274d1374f720e67ef1.jpg"},{"path":"images/part_01_b041337a9eb24db5a1e4cb9900f913497fc0522a39368c8369fc6cfb3092bece.jpg","name":"part_01_b041337a9eb24db5a1e4cb9900f913497fc0522a39368c8369fc6cfb3092bece.jpg","mimeType":"image/jpeg","semanticKind":"electrical_table","semanticCaption":"DREQ channel mapping table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_b041337a9eb24db5a1e4cb9900f913497fc0522a39368c8369fc6cfb3092bece.jpg"},{"path":"images/part_01_ab228d10e12f65bda3bccfeb7f272893815e6a988860afd38670952528b5387b.jpg","name":"part_01_ab228d10e12f65bda3bccfeb7f272893815e6a988860afd38670952528b5387b.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Table of floating point library functions and their cycle counts","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_ab228d10e12f65bda3bccfeb7f272893815e6a988860afd38670952528b5387b.jpg"},{"path":"images/part_01_be904a60a16f5af1752827ba2b8790e4300d78f424212e7ed74f06481a15a1ad.jpg","name":"part_01_be904a60a16f5af1752827ba2b8790e4300d78f424212e7ed74f06481a15a1ad.jpg","mimeType":"image/jpeg","semanticKind":"unknown","semanticCaption":"Breakdown of the RP2040 model numbering scheme","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_be904a60a16f5af1752827ba2b8790e4300d78f424212e7ed74f06481a15a1ad.jpg"},{"path":"images/part_01_6c28bf59642bca80f0ca84012800caec485cac6f9574a858e5abdd18e203c081.jpg","name":"part_01_6c28bf59642bca80f0ca84012800caec485cac6f9574a858e5abdd18e203c081.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for a write address register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_6c28bf59642bca80f0ca84012800caec485cac6f9574a858e5abdd18e203c081.jpg"},{"path":"images/part_01_6158a8eb1d2a751ffeee09d766bf5df004bef62c68eca3542fbee0773b4f11fe.jpg","name":"part_01_6158a8eb1d2a751ffeee09d766bf5df004bef62c68eca3542fbee0773b4f11fe.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for DMA interrupt masking","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_6158a8eb1d2a751ffeee09d766bf5df004bef62c68eca3542fbee0773b4f11fe.jpg"},{"path":"images/part_01_67fdbc402baeedf4ae85fb8ee8f91cb9fc066da60952ce436f196d57f5e7c8fa.jpg","name":"part_01_67fdbc402baeedf4ae85fb8ee8f91cb9fc066da60952ce436f196d57f5e7c8fa.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for active channel interrupt requests","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_67fdbc402baeedf4ae85fb8ee8f91cb9fc066da60952ce436f196d57f5e7c8fa.jpg"},{"path":"images/part_01_a9c023eb4f597d1f0f75bee9213868b4e5f34b696b7ed023f6df58e68e9e3a0c.jpg","name":"part_01_a9c023eb4f597d1f0f75bee9213868b4e5f34b696b7ed023f6df58e68e9e3a0c.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for VSEL threshold and enable","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_a9c023eb4f597d1f0f75bee9213868b4e5f34b696b7ed023f6df58e68e9e3a0c.jpg"},{"path":"images/part_01_9f84af51acc132f3737282f7fd249efd3c3beabaeeff50ac1bd7a04fd3241b26.jpg","name":"part_01_9f84af51acc132f3737282f7fd249efd3c3beabaeeff50ac1bd7a04fd3241b26.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description table for SysTick calibration","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_9f84af51acc132f3737282f7fd249efd3c3beabaeeff50ac1bd7a04fd3241b26.jpg"},{"path":"images/part_01_85ab025223922dd34e1d6fd1dfb8399e7be4998bde3c916086c545136a05c620.jpg","name":"part_01_85ab025223922dd34e1d6fd1dfb8399e7be4998bde3c916086c545136a05c620.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for LANE0 result","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_85ab025223922dd34e1d6fd1dfb8399e7be4998bde3c916086c545136a05c620.jpg"},{"path":"images/part_01_f6012d49a3d51e5f175abade9b59b3d476d61d979f10ea875fc15115ba98ef37.jpg","name":"part_01_f6012d49a3d51e5f175abade9b59b3d476d61d979f10ea875fc15115ba98ef37.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for LANE1 result","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_f6012d49a3d51e5f175abade9b59b3d476d61d979f10ea875fc15115ba98ef37.jpg"},{"path":"images/part_01_197ad5dca83feda92a3b396147e228694ce54ce86d5b20beefcb790b3daf144e.jpg","name":"part_01_197ad5dca83feda92a3b396147e228694ce54ce86d5b20beefcb790b3daf144e.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for ACCUM0 addition","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_197ad5dca83feda92a3b396147e228694ce54ce86d5b20beefcb790b3daf144e.jpg"},{"path":"images/part_01_f9b679e30a054827c3f2b3d0401cf1039bd1c5be4716c62cc1bfff4b2180665d.jpg","name":"part_01_f9b679e30a054827c3f2b3d0401cf1039bd1c5be4716c62cc1bfff4b2180665d.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Memory map table showing base addresses for system peripherals","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_f9b679e30a054827c3f2b3d0401cf1039bd1c5be4716c62cc1bfff4b2180665d.jpg"},{"path":"images/part_01_6fc5c6704d5423a3fba2929e74f9051a4d9a7396524673b237c26b25d3246961.jpg","name":"part_01_6fc5c6704d5423a3fba2929e74f9051a4d9a7396524673b237c26b25d3246961.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for voltage regulation control","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_6fc5c6704d5423a3fba2929e74f9051a4d9a7396524673b237c26b25d3246961.jpg"},{"path":"images/part_01_80ac1cce099665365036db5f9fb2771c8e4196cc0db19b15b8bb2ef1e6b832db.jpg","name":"part_01_80ac1cce099665365036db5f9fb2771c8e4196cc0db19b15b8bb2ef1e6b832db.jpg","mimeType":"image/jpeg","semanticKind":"text_snippet","semanticCaption":"Table title for INTERP0_CTRL_LANE1 Register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_80ac1cce099665365036db5f9fb2771c8e4196cc0db19b15b8bb2ef1e6b832db.jpg"},{"path":"images/part_01_01654b90731f750a80dc9b4329b9252d12b53e7349af338945c75106c00bc9ae.jpg","name":"part_01_01654b90731f750a80dc9b4329b9252d12b53e7349af338945c75106c00bc9ae.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"DMA channel debug register offset table","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_01654b90731f750a80dc9b4329b9252d12b53e7349af338945c75106c00bc9ae.jpg"},{"path":"images/part_01_727f4a5eed72b14c9bf292606920b352177fb022c422334b5c284b2b4656d386.jpg","name":"part_01_727f4a5eed72b14c9bf292606920b352177fb022c422334b5c284b2b4656d386.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for a clock slice mux","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_727f4a5eed72b14c9bf292606920b352177fb022c422334b5c284b2b4656d386.jpg"},{"path":"images/part_01_463ea6c99df69bbd8e79b224a796722b8d5bca599fc0e682ecd60fd2809b4111.jpg","name":"part_01_463ea6c99df69bbd8e79b224a796722b8d5bca599fc0e682ecd60fd2809b4111.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for BASE1 register","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_463ea6c99df69bbd8e79b224a796722b8d5bca599fc0e682ecd60fd2809b4111.jpg"},{"path":"images/part_01_f10c54000c8cb248aca99e39d2e8b0451270826a73c259c832e172b67cc3c1a6.jpg","name":"part_01_f10c54000c8cb248aca99e39d2e8b0451270826a73c259c832e172b67cc3c1a6.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for SETENA interrupt enable","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_f10c54000c8cb248aca99e39d2e8b0451270826a73c259c832e172b67cc3c1a6.jpg"},{"path":"images/part_01_dfdb66e50d71f64991e0472b68e4aa86405a516d32ff847389512180cd8c974c.jpg","name":"part_01_dfdb66e50d71f64991e0472b68e4aa86405a516d32ff847389512180cd8c974c.jpg","mimeType":"image/jpeg","semanticKind":"register_table","semanticCaption":"Register bit field description for LANE0 result PEEK","viewUrl":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/asset?path=images%2Fpart_01_dfdb66e50d71f64991e0472b68e4aa86405a516d32ff847389512180cd8c974c.jpg"}],"links":{"page":"https://www.embedr.app/datasheets/ds_5d5844c3162e775bb9bd","metadata":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/metadata","markdown":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/markdown","pdf":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/pdf","chunks":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/chunks","search":"https://www.embedr.app/api/datasheets/ds_5d5844c3162e775bb9bd/search"}}}